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Abstract: 
Characterization and Scaling of MOS Flip Flop Performance 
in Synchronizer Applica t ions 
Thomas J. Chaney and Fred U. Rosenberger 
Washington University 
St . Louis, Mlssouri 
JOf 
The measured and calculated values of t he Flip Flop parameters needed to 
specify synchronizer reliability are presented for 3 different depletion-
load, silicon gate, NMOS, R-S Flip Flop circuits with gate lengths ranging 
from 6~m to 4 . 2~m. Estimates of the probability of synchronizer failure to 
resolve within allowed or desired times can be determined from these 
parameters. 
This work has been supported by the Division of Research Resources of the 
National Institutes of Health under Grant RR-00396 . 
CALTECH CONFERENCE ON VLSI, January 1979 
I. Introduction 
A fundamental problem exists in communicating between any two concur-
rently operating digital systems that lack a common time reference . This 
problem involves the inability to build a completely reliable synchronizer 
or arbiter that will work in a prescribed amount of time . The problem may be 
stated as: 
Given two independent input events, determine within 
a bounded time of the arrival of the first one, which of 
them arrives first . If the difference in arrival time is 
small, either decision is acceptable but must be made 
irrevocably within a bounded time interval . By increas-
ing the time allowed , the probability of not being able 
to determine which arrives first is reduced but this 
probability cannot be made zero. This lack of decision, 
or r esolution, usually manifests itself by the output 
of a Flip Flop or output of a Flip Flop containing 
circuit being either undefined (between a high and low 
state), oscillating a nu~ber of times between the high 
and low states, or changing states at an arbitrary time 
after the input events. 
It must be noted that the fac t that a Flip Flop output is not resolved 
does not necessarily mean that the system the Flip Flop is embedded in will 
fail, onl y that it may fail. Experience has shown that the frequency of 
system failures may be signi ficantly less than the calculated frequency of 
Flip Flop not resolved occurrences. Thus the data presented here represents 
an upper bound on sys t em failures, not a prediction of system failures . 
Previously published work has dealt with both the fundamental problem 
and with circuit characterization, primarily for TTL circuits. (1 through 21) 
This paper addresses the problem of characterizing the performance of MOS 
synchronizer Flip Flops in a manner that allows prediction of error prob-
abilities based on Flip Flop parameters and the application conditions . This 
characterization of the time response of Flip Flops for use as synchronizers 
or arbiters involves several parameters in addition to the usually specified 
propagation delay. Section II briefly describes the additional parameters 
required, Section III gives equations which can be used for calculating these 
parameters , Section IV gives the results of measurements on several Flip 
Flops and finally, Section V discusses the implications of scaling on the 
performance of synchronizers and sys t ems using them. 
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II. Definition of Synchronizer Flip Flop Parameters 
The Flip Flop characterization outlined here is derived from a phenomeno-
logical model based directly upon our experiemental studies of electric 
circuits and is taken from the development in Wann, et al. (16) The 
synchronizer Flip Flop circuit considered in this paper is shown in Figure 1 
with both R and S inputs initially high. We wish to estimate the probability 
that the synchronizer will fail to achieve a logically defined and stable 
output by a time t' after the time the earlier of the two inputs have 
switched low which we shall assume occurs at time t=O. Let us further assume 
that the high to low transition at the Reset input takes place at a time td 
relative to the Set input transition and that td has a uniform probability 
density p(t) over an interval ta ~ td ~ tm' that is 
0 t < t d a 
p(td) l 1 (1) 6 t < td < t t - t a m 
m a 
0 t < td m 
where tm is sufficiently positive that the Flip Flop always Resets, and ta is 
sufficiently negative that the Flip Flop always Sets, within the normally 
specified propagation delay time following the time the earlier of the two 
inputs has switched low. 
For td uniformly distributed over this interval, we can define F(t') as 
the probability that the Flip Flop output has not achieved a logically defin-
ed and stable value at the time t' for a single occurrence of the Set and 
Reset inputs going low. Experiments have shown that for sufficiently large 
values of t' (t' > h) this probability can be approximated by 
where 6 t - t 
m a 
F(t') 
T 
0 
6 exp 
-t' 
T 
r 
t' > h (2) 
and the parameters Tr and T0 depend upon the specific circuit. Multiplying 
both sides of Equation (2) by 6 and taking the natural logarithm of both 
sides yields 
ln[6 F(t')] 1 
T 
r 
(t') + ln [T ] 
0 
t' > h (3) 
Hence, a semilogarithmic plot of 6 F(t') versus t', as shown in Figure 2, is 
a straight line of slope(- 1/Tr). By setting t' equal to zero in Equation 
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(3) it is clear that T0 is equal to o Fe(O) where Fe(t') is the linear 
extrapolation of F(t') for t' < h. 
The synchronizer Flip Flop thus can be characterized by three param-
eter s, 'r• T0 , and h. Clocked Flip Flop types such as J-K or D Flip Flops 
can be characterized in a similar manner where t' is the time after the 
clocking event. 'r and T0 are calculated and the results compared with 
measurements for NMOS Flip Flops in Sections III and IV. 
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III. Calculation of values for T0 and 'r 
In this section equations are presented for the values T0 and 'r as a 
function of the circuit parameters . The goal is to produce relatively 
simple equations in terms of the MOSFET threshold voltages and dimensions. 
More complete and precise equations can obviously be developed but simula-
tion would probably be a more reasonable approach if greater accuracy is 
desired. It should be noted, however, that the simulation of Flip Flops in 
the metastable region with general purpose simulators should be approached 
with caution since such a simulation may be more a test of the numerical 
analysis techniques used in the simulator than of the circuit being simu-
lated. The circuit used for the analysis is shown in Figure 1 . The analysis 
is divided into two parts, the initialization time, ti, starting when the Set 
and Reset inputs go low and lasting until the Flip Flop outputs reach the 
metastable state and the resolution time, tr, starting from this point and 
lasting until the outputs diverge. 
We are interested in the case where the Set and Reset signals go low 
nearly simultaneously so that a short time after they both go low the two 
outputs are approximately equal and at. the same voltage as an inverter with 
its input connected to its output. We will call this voltage VINV · If the 
circuit were balanced with perfect symmetry, the two output voltages exactly 
equal and the circuit noise-free, the Flip Flop would remain in this balanced 
condition indefinitely . Any initial imbalance will be amplified by the two 
inverters forming the Flip Flop and will eventually cause the outputs to 
reach the normal high and low voltages. The time required to reach the 
normal output levels is dependent on the initial imbalance in the Flip Flop 
outputs and on the gain and frequency characteristics of the inverters form-
ing the Flip Flop. We will first determine the resolving time, tr, the time 
to reach defined output levels based on an initial small difference in out-
put voltages, and then determine the difference in output voltages at the 
beginning of the resolving time period as a function of the relative time 
that the Set and Reset inputs go low. Obviously ti plus tr equal the t' 
defined in Section II. Figure 3 shows a typical set of waveforms and the 
definition of the initialization time and resolving time for a Flip Flop. 
For the resolving time calculation we will use a simple linear model 
since the major part of the operation occurs with V1 and Vz confined to a 
narrow voltage range close to VINV ' Toward the end of the resolving time, 
as v1 and v2 approach the normal high and low levels, this linear approxima-
tion becomes less and less valid but the error introduced by using the 
linear approximation is small . 
In addition to errors introduced by the linear model at the end of the 
resolving time, the definition of when the outputs are resolved affects the 
calculations. As will be seen, the definition of the voltage at which the 
output is resolved and the use of linear approximations for the circuits will 
affect the calculated values for T but not the value of T • 
o r 
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The pulldown transistors are obviously operating in the saturation 
region when their inputs and outputs are equal to VrNV since they have a 
positive threshold voltage, VT, but the pullup transistor may be operating 
in either the saturation or resistive region. We will assume here that the 
pullup threshold voltage is sufficiently negative that it is in the resistive 
operating region when its drain voltage is at VrNV · Somewhat simpler equa-
tions are obtained if the pullup is assumed to be operating in the saturation 
region instead. 
Figure 4 shows an equivalent circuit for the Flip Flop in the linear 
operating region when both the Set and Reset inputs are low, the pulldown 
transistor is saturated, and the pullup transistor is in the resistive 
region. For this case: 
Total capacitance of node 1 including 
the gate capacitance of T2 
c "ll G 
l+k 
1 
where: ll = Mobility of electrons 
CG = Gate capacitance of pulldown transistor 
L Gate length of pulldown transistor 
k where L and W are the length and width of 
the PU (pullup) and PD (pulldown) transistors 
threshold voltage of pulldown transistor 
threshold voltage of pullup transistor 
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EQUIVALENT CIRCUIT FOR FLIP FLOP 
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If the circuit has voltages v 1 = VINV - ~V and v 2 = VINV + ~V at time ti• 
then the voltage V1 as a function of time is given by 
v1here p 
t > t. 
1 
the bandwidth of one inverter 
stage of the Flip Flop 
A magnitude of the low frequency 
gain of one inverter stage 
thus the T defi~ed in Section II is given by 
r 
T 
r 
and vl 
1 
p(A-1) 
t-t. 
1 
VINV - ~V · exp --,--
r 
t-t i 
V2 = VINV + ~V · exp --,--
r 
k 
(8) 
(9) 
(10) 
(11) 
If the magnitude of the gain in the metastable region is large. 'r is approx-
imately equal to the inverse of the gain-bandwidth product. If the 
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magnitude of the gain is close to 1, Tr becomes very large, but logic 
inverters with a gain of one are not very desirable for other reasons. 
Next we wish to find the initial offset voltage 6V as a function of the 
time difference between the Set and Reset signals, td. We will assume that 
both v1 and v 2 are initially at 0 volts and start to increase linearly when 
the Set and Reset inputs, respectively, go low, and continue going positive 
until the average voltage of V1 and V2 is equal to VINV. The difference 
between V1 and V2 at this time will be equal to 2 · 6V . Obviously in the real 
circuit the voltages V1 and V2 do not increase linearly once they are gr eater 
than VTPD or when the pullup transistor is no longer saturated. Also the 
values of the two outputs, V1 and V2, start to diverge before their average 
reaches VINV• but for ease of analysis we will consider the two regions of 
operation to be distinct, one in which the initial difference between the 
two outputs is established, and second the resolving time during which this 
small initial difference is amplified until the outputs reach the levels we 
establish as resolved. If we assume that the pullup transistors remain 
saturated, the pullup current is 
let w 
then 
or 6V 
and t. 
~ 
2 · 6V 
2 
w 
t . w 
d 
c ' ll G 
2 C •2• k •L 
TOT 
2 
(VTPU) 
(12) 
( 13) 
(14) 
If we define the Flip Flop to be resolved when one of the outputs reaches 
VINv/2 or halfway between 0 volts and VINV we find the probability that the 
Flip Flop output is not resolved at t' is : 
F(t') = Pr[Flip Flop output not resolved at t'] 
{
Pr[l/2 VINV < V1 (t')) F(t') = 
Pr[l/2 VINV < V2 (t')] 
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Substituting equations (10) and (11) for v1 and v2 : 
F( t') 
F(t') 
I Pr[l /2 VINV < VINV - td Pr[l/ 2 VINV < VINV + ~~2--w 
t' - ti 
exp ---= ] 
l 
r 
t' - t. 
~ 
exp --,--~ 
r 
I td l v , 
( INV __ t ) ] < ---- exp ---2~ - · exp W , W•T T 
r r r 
v ' ( INV _ .£_)] exp w·T T w 
r r 
VINV I td l 
F ( t 1 ) = Pr [ I t d I < w exp 2 , 
r 
VINV t' 
· exp ( )] ;:-:r - -:r 
r r 
365 
(16) 
(17) 
(18) 
Equation (18) is valid only for t' >h. For h large enough td<<T r so that 
I I VINV VINV ~)] F ( t') = Pr [ t d < w · exp C;:-:r - , (19) 
r r 
If t d is uniformly distributed over o, o includes the range of td, and t' is 
l a rge enough that 
then 
less 
Thus 
VINV VINV t' 
cS > w exp C;:-:r - T) 
r r 
from (19); F(t 1 ) is the portion of the interval, cS, for 
VINV VINV t 1 VINV VINV 
than ---- exp (---- - -) or is twice --- exp (--- -W W'T T ' W W' T 
r r r 
F(t 1 ) 
2VINV 
cS • w 
v ' ( INV _ .£_) exp w• T T 
r r 
(20) 
which l td l is 
t' T) divided by o. 
r 
(21) 
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oF(t') 
2VINV VINV t' 
or exp (~ -) w 1: (22) 
r r 
and T 
2
· viNV VINV 
0 w 
exp 
w• 1: 
(23) 
r 
IV. Measurement of Syn chronizer Flip Flop Parameters 
A. Test method 
The method used to determine experimentally a plot of the type shown in 
Figure 2 involves observing oF(t') for at least two distinct times ti, 
tz····· t~ that are greater than h. The requirement that the input event 
time td is uniformly distributed over the interval [t ,t ] is achieved exper-
imentally by obtaining both input signals from the sa~e riming source, and 
slowly adjusting the delay of one input signal so that in the course of an 
experiment a large set of values of td, uniformly distributed over the 
interval [ta,tm], are generated. 
A simplified drawing of the test setup used to measure oF(t~) is shown 
in Figure 5. Note that the sampling clock signal is derived only from the 
Set input to the F-F under test, not the "earlier to the two inputs" defined 
in Part II . The change in differential delay, td, between the two inputs 
required to change the output, Q, from always remaining low to always switch-
ing high is less than 0.1 nsec for the circuits tested. The values of D4, 
D5, D6 are approximately 5nsec. Thus the error introduced in t~ by measur-
ing from the Set input transition is very small. The "unstable state 
detector" shown in Figure 5 provides an output during the period the F-F 
under test is unresolved. This circuit is implemented with comparator 
circuits that measure when the Flip Flop outputs are not high or low. (7, 11, 
21) The change in differential delay, td, is implemented with a 50 ohm 
adjustable coaxial airline (G.R. type 874-LAL) that is extended and con-
tracted at a constant rate by a leadscrew and motor with a change of td of 
about lo-12 seconds per second. 
The equation required.to calculate values of oF(t~) for each t~ from 
the values collected using the test setup of Figure 5 is based on F(t~)= 
Nn/N0 . N0 is the total number of uniformly distributed events (ta ~ td ~ tm) 
and Nn is the number of times the Flip Flop under test is still unresolved 
at t~. Let fc be the frequency of the timing source and tx be the time an 
experiment runs. Then N0 = f • tx and· c 
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o is the total chan ge in differential delay during the experimental run and 
can be expressed as o = .Acoax • tx where Acoax is the change in the amount 
of delay of the adjustable airline per second of experimental run . So : 
oF( t') 
n 
A 
coax 
f 
c 
N . 
n 
Thus before an exper iment, the event input frequency, the value of Acoax• 
and the values of t i, tz , t3, and t4 (indicated i n Figure 2) are measured 
a n d recorded. Then after several test runs, half with the adjustable delay 
line extending and half with the delay line contracting, the average values 
of N1 through N4 a r e used to calculat e the values of oF(t~). The value of 
h is then determined based on the linearity of the resulting plot o r set at 
smallest value of ti , used during the tests, whichever is larger . 
.,,c 
~ 
~ 
I 
CD 
c 
I 
CD 
c 
I 
Cl 
I f · f liST AIL£ 
IMD£1 STAT£ 
s TEST DETECT .. 
I 
CD 
c 
SIMPLIFIED PROBABILITY UNRESOLVED TEST CIRCUIT 
FIGURE 5 
M4 
M3 
M2 
Ml 
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FLIP FLOP CIRCUIT TESTED 
FIGURE 6 
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Two or thLee circuits from each of 3 different layouts have been tested. 
All 3 layouts are depletion-load, silicon gate, NMOS, R-S type Flip Flop 
circuits . Two of the Flip Flop circuits (three of each circuit were tested) 
are shown in Figure 6. FF Ul and FF #2 are identical , including layout 
pattern, except for the transistor gate lengths which are S~m and 4 1/6 ~m 
(mask dimension). The width to length ratio of the Flip Flop transistors 
is large to minimize the effect of stray capacitance. Four test transistors 
were included to allow measurin~ transistor parameters. Note that the out-
puts of each Flip Flop are buffered with source- follower transistors. During 
the tests, the source-follower transistor outputs were biased with a 300 ohm 
load resistor to ground . The source-follower signals, which were approxi-
mately 0.4V in amplitude and delayed approximately 5 ns, allowed monitoring 
the Flip Flop output waveforms with minimum loading. 
The third Flip Flop (two circuits were tested) is the arbitration Flip 
Flop in an arbiter circuit designed by Dr . Ivan Sutherland and was fabricated 
with 6~m gate lengths (mask dimensions). (21) Table 1 gives a comparison 
of the basic circuit parameters for the 3 circuits tested. The tolerances 
noted are an indication of the consistency of the measurements and the fit-
ting of the transconductance curves to the simplified equations used to 
calculate some of the table values. 
The measured and calculated values for T0 and Tr using the nominal 
values given in Table 1 and equations (9) and (23) are reasonably close as 
Table 2 shows, especially considering the model used and inability to measure 
some of the'circuit parameters of the Flip Flops tested. It should be noted 
that the experimental results were not all measured on circuits from the same 
wafer. Figure 7 shows a graph of mean time between unresolved events for 
one of the Flip Flops (FF #1) as a function of allowed settling time, event 
rate, and logic delay . The curve labeled D=l, E=O depicts the syqchronizer 
Flip Flop performance if the input interrupt event rate is equal to the 
clock rate and the synchronizer Flip Flop output is tested at the next clock 
time with no logic gates or delay in series with the Flip Flop output. The 
curve labeled D=lo-3, E=O.S depicts the synchronizer Flip Flop performance 
if the event rate is one thousandth the elock rate and the synchronizer 
Flip Flop output, after passing through logic gates or delay equal to one 
half the clock period, is tested at the next clock time . 
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L VDD = 5 .0V CG CTOT k ).J CIRCUIT JJM ( p fd.) (pfd.) 
(2) ('2) VTPD (6) VTPU ( 6) VINV (4) (4) (5' 6) 
ARBITER -1 6 5 - - - 0.087 0.34 -
ARBITER -2 " " - - - " " -
FF t/1-1 5 4 . 5V (3) -3V (3) 2V (3) 0 . 16 0.40 550 (3) 
FF 1/1-3,4 " " . 5V±.2V -3V± .6V 2V±.lV " " 550±150 
(1) 
FF 112-2 4 1/6 4 . 5V (3) -3V (3) 2V (3) 0.13 0 . 36 550 ( 3) 
FF 112-3,4 " " .5V±.2V -3V±.6V 2V±.lV " " 550±150 
(1) 
(1) Chips 3 and 4 were near neighbors. The test results were all essentially 
identical. 
(2) Mask dimensions . 
(3) Estimated as average of chip 3 and 4. 
(4) Es timated using layout masks and: [from Ref. (20)] 
Gate - Channel cap . = 4xl0-4 pfd/J,Jm2 
Diffusion cap. = 0 . 8xl0-4 ffd/J.Jm2 
Polysilicon cap . = 0.4xl0- pfd/J,Jm2 
Metal cap. = 0.3xl0-4 pfd/J.Jm2 
(5) Cm2/Volt Sec . 
(6) Calculated from test transistor transconductance curves . 
BASIC CIRCUIT PARAMETERS 
TABLE 1 
MEASURED CALCULATED 
(NSEC.) (NSEC.) 
CIRCUIT tpd 
T T <h T T 
r 0 L-H - r 0 
ARBITER -1 2.4 - - - - -
ARBITER - 2 2.1 - - - - -
FF 111-1 1. 67 20 4 11 .76 58 
FF 111-3,4 1.45 13 4 9 " " 
FF 112-2 1. 44 8 - 11 . 58 46 
FF 112-3' 4 1. 20 15 5 9 " " 
T calc. 
r 
T meas. 
r 
-
-
46% 
52% 
40% 
48% 
EXPERIMENTAL AND CALCULATED VALUES OF SYNCHRONIZER PARAMETERS 
TABLE 2 
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MEAN TIME BETWEEN 
SYNCHRONIZER UNRESOLVED 
AT CLOCK TIME (MTBSU) 
(SEC.) 
1010 
CENTURY 
108 
YEAR 
106 
DAY 
104 
1 HOUR 
102 .. 
MINUTE 
1 
E = 
FOR EVENT OCCURRENCES 
UNIFORMLY DISTRIBUTED 
WITH RESPECT TO CLOCK 
LOGIC DELAY IN SERIES WITH FF 
CLOCK PERIOD 
D = EVENT RATE 
fc 
Tr = 1.67 NSEC. 
T
0 
= 20 NSEC. 
::S/.l 
10 20 30 40 fc (MHz) 
100 50 33 25 
PROBABILITY OUTPUT OF SYNCHRONIZER FLIP FLOP 
AND LOGIC IS STILL UNRESOLVED AT NEXT CLOCK TIME 
FIGURE 7 
1/ fc (NSEC. ) 
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V. Conclusions 
As feature sizes and voltages are scaled down by a it can be shown using 
equations (9) and (23) that both T0 and Tr a re r educed proportionally to the 
scaling . Since normal propagation delays also scale proportionally to 
dimensions and voltages (20, 22), the ratio of T0 and Tr to propagation delay 
remains constant. Thus, if system dimensions and operation times are scaled, 
the probability of a synchronizing Flip Flop failing to resolve within the 
allowed time remains the same for each occurrence. However , since the 
operation times are reduced by scaling, a higher rate of unresolved outputs 
is produced if we take advantage of the ability to perform more operations 
p~r ~econd. Also, if we take advantage of the scaling to build systems with 
a t1mes as many elements and build them with the same proportion of syn-
chronizers, then scaled systems will have a3 as many synchronizing events 
per second, all with the same probability of failure as the unsealed system. 
Thus, if the unsealed system had a mean time between synchronizer unresolved 
(MTBSU) of one per year, a system scaled by 10 would have a MTBSU of about 
9 hours, a significant reduction. Obviously the scaling of MTBSU is not 
very desirable . The moral here is that the same design techniques for 
interconnecting subsystems that are used with today 's designs and feature 
sizes may not be directly applicable with scaled circuits . 
Considerable refinement in measurements, techniques and sample size, 
and calculations is possible and some additional effort seems worthwhile . 
In particular measurements on circuits whose fabrication parameters are 
better characterized would be worthwhile. In addition, better characteriza-
tions of Flip Flop performance with input switching and conditions that cause 
r esolving times between tpd and h is warranted, both to provide better 
understanding of the circuit operation and for use in asynchronous arbiter 
circuits where operations are delayed only until the Flip Flop resolves 
instead of providing a long fixed waiting time. In these arbiter circuits 
the parameter of interest is expected se ttling time , not the time r equired 
to reduce F(t') t o l ess than some particular value . 
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